Circuit delay computation taking into account the existence of false paths represents a signijicant and computationally complexproblem. Existing research work has focused mainly on path sensitization models and algorithms, and on gate and interconnect delay models. Nevertheless, work in these two main areas has evolved separately, and so most path sensitization models and algorithms assume very rudimentary gate and interconnect delay models. In this paper we propose a modeling framework for circuit delay computation as a sequence of instances of propositional satishability. This framework is used to capture several path sensitization models under the unit delay model. Moreovel; several algorithms for propositional satisjiability are evaluated seeking to illustrate the computational challenges posed by the circuit delay computation problem. Finally, realistic delay models taking into account extracted interconnect delays and fanout data are incorporated into the proposed circuit delay computation framework in order to experimentally evaluate its applicability.
Introduction
Recent years have seen an ever increasing need for more accurate delay estimation methodologies in digital circuits, in particular due to the decisive role that delay estimation plays in determining limiting operating clock frequencies. A key problem associated with circuit delay estimation is the existence of false paths, which cause straightforward and efficient topological path analysis procedures to yield potentially conservative delay estimates. In contrast with topological delay estimation, solving the false path problem is computationally hard, being an NP-complete problem [ 151. Research work on false paths has been extensive and, among others, several promising modeling and algorithmic approaches have been proposed [I, 2, 6, 9, 15, 15, 18, 221. Despite this research effort, we believe that a comprehensive and unified computational study of different models and algorithms for solving the false path problem is still missing. In this paper we propose to partially solve this problem by studying a set of path sensitization criteria, under the assumption of floating mode circuit operation. This work is undertaken within a unified framework for solving the false path problem, which is based on propositional satisfiability models and algorithms. Furthermore, we explore more realistic delay modeling within the proposed framework, thus evaluating how SAT-based circuit delay computation is dependent upon the delay model considered. The computational study described in this paper is necessarily incomplete, since several relevant models and algorithms are not covered. Nevertheless, this study proposes an experimental procedure which can be generalized for those other models. Furthermore, we note that false paths can exist in both combinational and sequential circuits, even though in this paper we will exclusively consider combinational false paths.
The organization of the paper is as follows. We start with a few brief definitions, and then describe how to capture path sensitization using propositional satisfiability models. This section follows closely the work of [16] 
Definitions
In the following we shall assume a combinational circuit M, with PI primary inputs, PO primary outputs, composed of simple gates (AND, NAND, OR, NOR, NOT), where for a circuit node f, cU, denotes the controlling logic value off and n c o denotes the non-controlling logic value off. For each circuit nodef, FIU, denotes the fanin nodes off and FOO denotes the fanout nodes off. The delay between the fanin node g of a circuit node f and f is denoted by d(gfi. A complete path (or simply a path) in a circuit is a sequence of nodes connecting a primary input to a primary output. A partial path denotes a connected sequence of nodes within a path.
The circuit delay computation problem consists of identifying the largest path delay value in a given circuit along which a signal transition is able to propagate from the primary input to the primary output of the path, under a chosen propagation model and for some primary input vector.
Path Sensitization Conditions
The conditions under which signals propagate from the primary inputs to the primary outputs in a combinational circuit are generally referred to as path sensitization conditions. Path sensitization conditions depend on the model of operation assumed for the circuit, in particular the different forms of stimuli on the primary inputs, and the waveform model assumed at each node in the circuit. Even though detailed and precise models can be considered, we shall restrict ourselves to floating mode operation, under which all nodes are assumed to undergo a single known transition, from an initial unknown value to a final stable inputs are required to assume non-controlling values for propagation of a signal transition to occur. For viability, the side inputs are required to either be non-controlling or stabilize later that the node on the path. Finally, for floating-mode operation, it is assumed that the initial value of each primary input is unknown and changes to a known logic value at the specified arrival time.
In the floating-mode sensitization criterion, a node y in the fanout of a node x stabilizes as a direct consequence of node x stabilizing if x is either the earliest controlling value to stabilize or all fanin nodes assume non-controlling values and x is the latest node to stabilize.
Satisfiability Models for Path Sensitization
in this section we show how to capture different path sensitization conditions using satisfiability models. Basically, the objective is to define conditions under which a given circuit node can stabilize at a given time instant.
Definition 1. We define the Boolean function ~f ?~( c )
such that x f , l ( c ) = 1 if and only if circuit node f stabilizes at a time greater than or equal to t when input vector c is applied to the primary inputs.
Clearly the definition of xf, '(c) leads naturally to the following observations. Lemma 1. For a given input vector c and a circuit nodef, the following conditions must hold:
set of primary outputs PO, we have the condition, Moreover, for a given circuit delay A, and considering the for some input vector c. This condition must be satisfiable to ensure that at least one path with delay A is sensitizable under the path sensitization model assumed. Furthermore, the definition of function xf '(c) will differ for different sensitization conditions, as we will see in the following sections.
Viability
Given the interpretation of viability for simple gates in and considering the generalization for multiple paths with the same delay values, we have the following conditions for a given circuit nodefto stabilize at a time no earlier than a given delay t for some input vector c: paths.) Furthermore, either a fanin node assumes a non-controlling value or it stabilizes at a time no earlier than t -d(g,f) , thus being passive regarding propagating a signal transition from g to$ Formally, we have, '-dk',fl(c) .
which is basically equivalent to the viability condition proposed in [ 161. Furthermore, observe that each function xf '(c) can be viewed as a node in a combinational circuit. Given T. Larrabee's well-known mapping [14] from circuits into CNF formulas and from condition (1) it is straightforward to generate a CNF formula for capturing the sensitization conditions for all paths with delay no smaller than a given threshold delay A. it can easily be concluded that the CNF formula size is polynomial in the number of xf. '(c) functions considered.
Static Sensitization
For static path sensitization, using the model illustrated in Figure 1 -(a), and again taking into account that multiple signal transitions can propagate from the fanin nodes to a given nodef, we get the following definition of xf '(c) :
which basically requires that at least one fanin node g offto stabilize no earlier than t -d(g,f) and such that the remaining fanin nodes assume non-controlling values. Clearly this condition must hold for any of the fanin nodes. Moreover, and as with viability, creating the CNF formula for static sensitization becomes immediate by using conditions (1) and (3).
Floating Mode Sensitization
In order to capture the exact path sensitization model under the floating mode of operation [6], the following observations are useful: 1. if the fanin node in any path being studied assumes a controlling value, then the floating mode condition is equivalent to viability. 2. Otherwise, all input nodes must be non-controlling. In this situation, propagation from any potential fanin node g only requires that a transition reaches that node, i.e. ~fi"-~("fl(c) = 1 and that all other inputs assume noncontrolling values. These observations lead to the following definition of
xf, t(C) :
Observe that since a fanin node is required to satisfy xg, -,dk>fi(c) = 1 , then at least one of these nodes will guarantee xf, '(c) = 1 provided all inputs assume non-controlling values.
Experimental Results
The circuit delay computation algorithm consists solely of iteratively generating and solving instances of SAT for decreasing circuit delays starting from the largest topological path delay and until a satisfiable instance of SAT is found, which corresponds to the circuit delay. All the satisfiability models described in the previous sections have been implemented and used for generating a large number of instances of SAT, each of which denotes the sensitization conditions for a given target circuit delay for a chosen circuit. In this section we provide results of a large number of satisfiability algorithms [3, 4, 7, 10-13, 19, 211' on these instances of SAT. For the results shown in MByte of physical memory.
4.1
One potential problem of SAT-based circuit delay computation algorithms is the size of the CNF formulas. In Table 1 , we provide statistics for the different benchmark circuits, under the unit gate delay model. LTP denotes the largest topological path delay and A denotes the circuit delay under the viability and floating-mode path sensitization criteria. For the most significant path sensitization criteria, i.e. viability and floating-mode, Table 1 includes the largest number of clauses for any given iteration of the algorithm, as well as the number of variables in that situation. The number of iterations until a sensitizable path delay is found is also included. As can be concluded, the worst-case number of clauses is reasonable, given the original circuit sizes.
Results for Viability
The results for viability are shown in Table 2 . (A more comprehensive set of results, involving other criteria can be found in [20] .) Entries with a '*' indicate that the respective algorithm did not finish in less than 3,000 CPU seconds. It is interesting to observe that the vast majority of the generated instances of SAT are extremely easy to solve with most SAT algorithms. The exceptions to this rule are the less sophisticated SAT algorithms, in particular the Davis-Putnam procedure, which is unable to solve a large number of benchmarks. On the other hand, for a few benchmarks, only a few SAT algorithms are able to compute the circuit delay in a reasonable amount of time. In general, GRASP and rel-sat are by far the most efficient algorithms for solving this class of instances of SAT. Finally, we observe that Table 2 : CPU times for viability for a few benchmarks and for viability using TEGUS we have been unable to reproduce the results of [16] . One possible justification is that the CNF formulas used in this paper and in [ 161 are necessarily different. Furthermore, the version of TEGUS used in [ 161 may have been optimized for the circuit delay computation problem, whereas the results of TEGUS included in the paper are obtained with the version that is available in SIS [21] .
Statistics for the Benchmark Circuits

Realistic Delay Modeling
The previous results were obtained assuming a unit delay model for each gate. However, in general we need to consider more realistic delay models which should take into account the following constraints:
I . Different delay values for different types of gates.
2. Variation of delay with the number of fanoutdfanins. 3. Interconnect delay estimation (for circuits for which layout Gate delays and delay variation with the number of fanoutsl fanins can be easily modeled using information available from an IC library databook. Interconnect delay, however is hard to estimate for the benchmark circuits available, which are only described at the gate level. To obtain this information the benchmark circuits were mapped using the standard-cell library ECPD07 (ES2/Atmel)2 [ I l l , and the parasitic capacitances of the interconnect were extracted. For each gate, the (load-dependent) propagation delay ( t ) is given by:
where t , is the intrinsic propagation delay, dt is the differential (load-dependent) propagation delay and is the load capacitance at the gate output. Further, this load capacitance is given by:
where Ci is the lumped interconnect capacitance and c c g is the sum of the input capacitances of all the fanouts. The interconnect resistance for this technology is very small, resulting in a negligible interconnect delay that has been discarded. However the interconnect capacitance is significant and was used to more realistically model the load-dependent propagation delay of each gate. We further note that all delays were computed with twodigit precision. Clearly, this gate delay model leads to a significantly larger number of path delays, which increases the number of iterations of the circuit delay computation algorithm. information is available).
c, = c i + c c s VI-2 17 Table 3 : CPU times for unit vs. realistic delay models, using viability
In Table 3 we present the CPU times for checking satisfiability for different SAT algorithms, obtained on the technology mapped circuits assuming both a unit delay model and a realistic delay model. For this experiment the path sensitization criterion used was viability. In the column for rel-sat, entries with "#V" indicate that the maximum number of variables (23,000) was exceeded. In the column for TEGUS, entries with "#B" indicate that the maximum number of backtracks was exceeded. As can be observed, the CPU times increase significantly because the number of iterations of the algorithm also increases accordingly. However, this added complexity signifies that we are now able to obtain much more accurate delay estimates for the circuit delay.
Conclusions
In this paper we propose a unified propositional satisfiability modeling and algorithmic framework for studying circuit delay computation methodologies. Different path sensitization models were considered and reasonably efficient results were obtained. Regarding the SAT algorithms used, one class of algorithms provides by far the most efficient and robust results. Both algorithms in this class (GRASP and rel-sat) use a number of search pruning techniques, which are shown to be particularly effective for solving circuit delay computation problems. Moreover, more realistic delay models, which take into account extracted interconnect delays and fanout data, were incorporated into the proposed modeling and algorithmic framework. Preliminary results suggest that the approach is still feasible, though necessarily more inefficient.
Additional work involves concluding the experiments described in this paper, as well as experimenting with a larger number of benchmarks. Another experiment that will be useful in identifying which SAT algorithms can actually be used in practice for circuit delay computation is to study families of circuits, for which we can increase the problem complexity by selecting larger members of that family. A well-known example is the family of carry-skip adders [151, where measures of size/complexity include the number of bits in the adder as well as the number of bits per block. Furthermore, additional experiments ought to include more detailed gate delay models with the goal of evaluating how large the CNF formulas can become, and how the different SAT algorithms handle larger CNF formulas, with more path sensitization options.
